International Journal of Computer Science & Engineering Technology

ISSN : 2229-3345

Open Access
Open Access

ABSTRACT

Title : Design and Simulation of Extended Golay Code on FPGA for Long Distance Applications – A Review
Authors : Mukta Thankachan, Bhagwat Kakde, Manish Jain
Keywords : FPGA, syndrome, error pattern, Golay code, Extended Golay code, Encoding, Decoding, Hardware optimization
Issue Date : Nov 2016
Abstract :
FPGA is a portable and very powerful device to efficiently implementation the logic. This paper presents a general idea to provide security when data is on channels there is a possibility that it can be affected by some malicious function. To avoid this condition some encoding schemes were used like Hamming code, block code, Turbo codes, CRC-cyclic redundancy check-based etc. This paper presents a review on number of scholars work and coding scheme introduced in those papers is binary Golay code (G23) and extended binary Golay (G24).These codes were used for the fulfillment of required high speed with low-latency, higher security and less complexity architecture. The main purpose of this paper is to introduce a new scheme in future that can be implemented on FPGA using both binary Golay code (G23) and extended binary Golay (G24).
Page(s) : 445-448
ISSN : 2229-3345
Source : Vol. 7, Issue.11

Copyright © 2010-2024 IJCSET KEJA Publications